Energy aware approach for HPC systems by Tsafack Chetsa, Ghislain Landry et al.
Energy aware approach for HPC systems
Ghislain Landry Tsafack Chetsa, Georges Da Costa, Laurent Lefevre,
Jean-Marc Pierson, Olieksiak Ariel, Basmadjian Robert
To cite this version:
Ghislain Landry Tsafack Chetsa, Georges Da Costa, Laurent Lefevre, Jean-Marc Pierson, Oliek-
siak Ariel, et al.. Energy aware approach for HPC systems. Emmanuel Jeannot and Julius
Zilinskas. High-Performance Computing on Complex Environments, John Wiley & Sons, 2014.
<hal-00925310>
HAL Id: hal-00925310
https://hal.inria.fr/hal-00925310
Submitted on 7 Jan 2014
HAL is a multi-disciplinary open access
archive for the deposit and dissemination of sci-
entific research documents, whether they are pub-
lished or not. The documents may come from
teaching and research institutions in France or
abroad, or from public or private research centers.
L’archive ouverte pluridisciplinaire HAL, est
destine´e au de´poˆt et a` la diffusion de documents
scientifiques de niveau recherche, publie´s ou non,
e´manant des e´tablissements d’enseignement et de
recherche franc¸ais ou e´trangers, des laboratoires
publics ou prive´s.
CHAPTER 1
ENERGY AWARE APPROACH FOR HPC
SYSTEMS
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Chetsa23, Laurent Lefevre3, Ariel Olieksiak4, Jean-Marc Pierson2
1Passau University
2IRIT, Toulouse University
3INRIA, LIP Laboratory, Ecole Normale Superieure of Lyon
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1.1 Introduction
With the race to exascale one of the major concern for actors involved in the devel-
opment and operation of HPC systems is no longer the number of PFlops (petaflops)
their system can achieve per second, but how many PFlops they can achieve per
Watt. This novel fashion of evaluating supercomputers’ performance place a great
emphasis on their energy consumption. The emphasis on energy consumption can
be justified by the fact that computer chips seem to have hit a wall, meaning that we
can’t make them go any faster. Consequently, supercomputer designers just have to
add more chips to increase computing power. But this approach has a significative
impact on energy usage.
However, tremendous efforts are being undertaken by HPC operators from multi-
ple levels to make supercomputers greener. This is evidenced by the Green500 list1;
1http://green500.org
Please enter \offprintinfo{(Title, Edition)}{(Author)}
at the beginning of your document.
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its latest issue shows that the recent supercomputers are getting greener. The rise of
graphics processors in massive server clusters and the acquisition of low power mem-
ories are probably the main reason of their sudden improvement in energy efficiency.
Just to give a global picture, in 2009 Samsung claimed that more that 95TWh/year
or $6B to $7B/year could potentially be saved if the memory in all 32Mu servers
worldwide could be replaced with their Samsung Green DDR3 memory chip.
Similar efforts are being carried out regarding all other HPC subsystems from the
processor to the network to the storage subsystems. However, significant efforts still
need to be made if today’s supercomputers want to meet the 20MW constraint for
exascale.
Several directions are available to improve energy-efficiency of HPC systems with
software:
New and fitted programming models;
Smart failure management for applications;
Optimized data management;
Improved runtimes;
There is a common belief that a considerable share of energy consumed by HPC
systems during their operations could be potentially saved if user applications were
programmed differently. Put another way, throughout their life cycle, user applica-
tions exhibit behaviours whose understanding allows implementing power reduction
schemes which can significantly reduce the amount of energy they consume at run-
time. This has been proven true by the literature [?, ?, ?, ?, ?, ?].
From what precedes, making HPC applications more energy friendly requires: (i)
rewriting the majority of existing applications with energy constraints in mind; (ii)
and that new applications be coded with the same constraints. These alternatives
may not always be possible. Rewriting some HPC applications is so costly that most
people find paying the electrical bill worth (there is no evidence; however this issue
has been in people’s mind for a while, but to our knowledge no one has proposed
an energy efficient version of an HPC application so far) whereas application devel-
opers usually don’t pay much attention to how much energy their applications will
consume. The main reason to this is that power saving schemes are platform spe-
cific. For example, let’s consider the dynamic voltage and frequency scaling (DVFS)
technology which allows scaling the processor’s frequency according to the work-
load in some cases. So integrating DVFS into a program source code assumes that
the developers know all the potential platforms that will run their applications which
doesn’t make sense.
The best place to improve energy-efficiency is at the runtime level. Contrary
to application-level improvements, this has the potential to touch large classes of
applications, some of which the source code is not accessible, on a large variety of
hardware.
To achieve an energy-efficient runtime, a fine grained knowledge on hardware
and application is necessary. This knowledge is necessary in order for the runtime to
evaluate the possible gain of applying leverages.
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Server power consumption is complex to evaluate and measure[?]. Servers are
build of multiple sub-components of which the power consumption model is often
non-linear. Servers are also in complex environment. During conception phase, care
is also given to other power consuming elements such as the cooling, lights, net-
work,... Cooling can consume up to the same power as the computing infrastructure.
Usually cooling consumes between 20 and 30% of the computing infrastructure.
This chapter addresses software modifications during the life of the HPC infrastruc-
ture, not during design, so cooling will be out of scope of this document.
Applications are also complex structures. Alongside with the spatial structure of
hardware, applications have a temporal structure. Runtime must take into account
this structure to make decision adapted to each phase of applications.
In the following, we will first provide a detailed explanation of servers power
consumption in Section ??, then Section ?? will describe application and phase de-
tection and identification. Finally Section ?? will show available leverages in HPC
systems.
1.2 Power consumption of servers
In [?], Rivoire establishes a comparison list between many different energy models.
Two categories are defined: comprehensive models and high-level models called
black-box models. Comprehensive CPU models were proposed in [?] and [?]. These
models are very accurate in terms of CPU power consumption and rely on specific
details of the CPU micro-architecture. High-level models are more general, and do
not take into account specific low-level details of the operation and characteristics of
the modelled infrastructure. Nevertheless, it increases portability of the model and
simulation speed. These simple models sacrifice the accuracy of computation, but do
not require to have a very detailed knowledge of the architecture of processors used.
In Section ??, we introduce the most relevant energy-related attributes of a server
in the form of UML class diagram. Then based on these attributes, in Section ?? we
give the power consumption prediction models.
1.2.1 Server modeling
Figure ?? demonstrates the UML class diagram of servers depicting their most rel-
evant energy-related dynamic and static attributes. The former denotes the fact that
the attribute needs to be kept up-to-date by monitoring systems. By static attributes
we mean those whose value remains constant; most of the time, the value of static
attributes are obtained from the manufacturers’ data sheet.
The Server class represents an abstraction for a generic server computing sys-
tem, such that the different subclasses (e.g. Tower Server, Rackable Server,
and Blade Server classes) are distinguished by their physical form factor. The
attribute name is used to provide a unique identifier for servers, whereas status de-
scribes its dynamic status, which can be either ON or OFF.
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Figure 1.1 Server UML class diagram
Typically, a server has a Mainboard and runs baseline software components
(e.g. Native Operating System). The mainboard provides most of the core
hardware components of the system: Central Processing Units (CPU class), Ran-
dom Access Memories (RAMStick), Network Interface Cards (NICs), Hardware
RAIDs (HardwareRAID) and Storage Units (HardDisk). Its memoryUsage at-
tribute denotes the total usage (in GB) of all the attached memory modules.
Since the advent of modern processors, a CPU is commonly composed of more
than one Core. Each core can have its own Cache, depending on the cache level
(e.g. Level 1). It is also possible that certain cores share the same cache (e.g. Level
3). The most relevant energy-related attributes of the CPU class are:
1. architecture: indicates the processor’s vendor (e.g. Intel, AMD, etc.); it’s rele-
vant, since it translates into different power consumption behaviors.
2. cpuUsage: gives the utilization rate (load) of the processor.
3. DVFS (Dynamic Voltage and Frequency Scaling): used to indicate whether
energy-saving mechanisms (e.g. Intel SpeedStep) are enabled or not.
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4. lithography: denotes the size of the processor in nanometres.
5. transistorNumber: presents the number of transistors expressed in the order of
millions.
Each Core operates at a certain frequency (in GHz) and voltage (in Volt). coreLoad
expresses the utilization rate of the corresponding core. The RAMStick class has
several attributes relevant to power consumption estimation:
1. voltage: indicates the supply voltage with which the memory module operates;
it is highly dependent on the memory type (e.g. DDR3).
2. size: denotes the size of the memory module (in GB).
3. frequency: shows the memory module’s operational frequency (in MHz).
4. vendor: presents the manufacturer (e.g. KINGSTON, HYNIX, etc.).
5. bufferType: type of buffer technology (e.g. fully buffered).
Hard Disk class’ energy-related attributes are the following: maxReadRate and
maxWriteRate indicate respectively the maximum read and write rates of the disk
which are computed in terms of transferred data size per second (MB/s). readRate
and writeRate indicate respectively the actual read and write rates of the disk which
are expressed in terms of MB/s. powerIdle is the power consumed by the hard disk
when it is inactive.
Tower Servers and Rackable Servers are equipped with their own PSUs
and Fans. The most relevant energy-related attribute of a PSU is the efficiency,
which indicates (in percentage) the amount of loss for the power supplied to server
components. Inside the Fan class, depth denotes the depth (in meter), whereas
maxRPM and powerMax indicate respectively the maximum nominal values of ro-
tations per minute and power consumption of the fan. actualRPM shows the actual
instantaneous rotation speed of the fan.
1.2.2 Power prediction models
In this section, we first introduce the idle power consumption of a server and then
present its dynamic power.
1.2.2.1 Idle power consumption Basically, the idle power of a server does not
fluctuate significantly (e.g. ±1 Watt) and depends strongly on its configured hard-
ware (e.g. number of processors, memory modules). Over the last years, there have
been several efforts to reduce the idle power consumption of servers by means of
several software solutions (e.g. C-states for processors) in combination with the
hardware.
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1.2.2.1.1 Processor Based on Joule’s and Ohm’s laws [?], the power consump-
tion of a processor can be expressed by:
P = I ∗ V, (1.1)
where P denotes the power (Watt), I represents the electric current (Ampere) and V
indicates the voltage (Volt).
With the advent of multi-core processors, a processor is in idle state when all of its
constituent cores are also inactive. Consequently, Equation (??) can be considered
to present the idle power of each core:
Pi = Ii ∗ Vi, (1.2)
Furthermore, the idle power consumption of each core i depends on its number of
transistors. Hence, Equation (??) can also be adopted to express the idle power of
transistors (in the order of million):
Pji = Iji ∗ Vji, (1.3)
where Iji and Vji denote respectively the current and voltage of the j
th transistor of
the core i.
Basically, the processors’ operating voltage is between 0 and 2V. By studying
the characteristic of voltage-current relationship within the above mentioned range,
the author of [?] showed that this relationship is almost linear. Hence, the current
leakage Iji of transistors is modeled using the curve-fitting methodology by means
of a second order polynomial:
Iji = αV
2
ji − βVji + γ, (1.4)
where α = 0.114312, β = 0.22835 and γ = 0.139204 are the coefficients.
Let ti denote the total number of transistors (in the order of millions) of a core i,
then its power consumption is given by:
Pi =
ti∑
j=1
Iji ∗ Vji. (1.5)
Recently, several energy-saving mechanisms (e.g. Intel SpeedStep [?] and AMD
Cool’n’Quiet [?]) have been emerged in order to reduce the power consumption of
processors. To model such an impact, the following equation is used based on Equa-
tion (??):
Pri = δi ∗ Pi, (1.6)
where δi is the reduction factor in the power consumption Pi of core i, whereas
Pri represents the reduced power consumption of a core i. Note that δi can vary
depending upon the corresponding energy-saving mechanisms, where each of such
mechanism has its own particular behavior. For different modeling of δi, interested
readers can refer to [?]. However, it is worth pointing out that for AMD processors
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both frequency and voltage scaling play a major role in reducing the power consump-
tion whereas for Intel processors only the voltage is an important factor. Hence, the
idle power consumption of a multi-core processor having n cores is the sum of the
power of each of its constituent cores:
PCPU =
n∑
i=1
Pri (1.7)
1.2.2.1.2 Memory Similar to the processor, memory’s power consumption can
be expressed as:
P = I ∗ V. (1.8)
As mentioned previously, it was shown in [?] that there is a linear relationship be-
tween the supplied voltage V (between 0 and 2V) and current I . Since the modern
memory module technologies (e.g. DDR2, DDR3) operate within the above men-
tioned range, then the current I can be given by:
I = c ∗ V, (1.9)
where c is a constant and takes a value of 0.00043 and 0.00013 for DDR2 and DDR3
respectively. The idle power consumption of a memory module for a given frequency
f (MHz) and size s (GB) can be expressed as:
P (f, s) = c ∗ V 2. (1.10)
In order to reflect the impact of frequency as well as the size of a memory module,
Equation (??) can be rewritten as:
P = s ∗ f ∗ c ∗ V 2. (1.11)
Given a set of n memory modules, their idle power consumption is given by:
PRAM =
n∑
i=1
si ∗ fi ∗ c ∗ V
2
i , (1.12)
where si, fi and Vi denote respectively the size, frequency and the voltage of a
specific memory module i, whereas c is a constant whose value is given above.
1.2.2.1.3 Hard Disk The hard disk’s idle mode (e.g. no operation) consists of
the following three states2: idle, standby and sleep. Furthermore, the power con-
sumption of standby and sleep states is quite identical and it is in average 10% of
the idle state power consumption. The main reason for such a behavior is that dur-
ing standby and sleep states, the disk’s mechanical parts are stopped. The idle mode
power consumption of the hard disk is given by:
PHDD = y ∗ Pidle(α+ 0.1 ∗ β + 0.1 ∗ γ), (1.13)
2The hard disk changes its state sequentially from idle to standby and then to sleep.
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where y ∈ [0, 1] denotes the probability that the disk is in idle mode whereas Pidle
is the idle state power consumption provided by the manufacturer’s data sheet. The
parameters α, β, γ ∈ [0, 1] indicate respectively the probability that the disk is in idle,
standby and sleep states. To derive values for α, β and γ, such that α + β + γ = 1,
the following probabilistic approach can be adopted:
1. If 0 < y 3 ≤ 0.3, then α = 0.9, and β = γ = 0.05.
2. If 0.3 < y ≤ 0.6, then α = 0.5 and β = γ = 0.25.
3. If 0.6 < y ≤ 1, then α = 0.1 and β = γ = 0.45.
From above equations, one can observe that the more the disk is in idle mode (i.e.
y ≃ 1), the higher is the probability that it will remain in standby and sleep states.
Note that whenever the state transition of the disk is accurately detected, then the
parameters α, β, γ can be configured appropriately such that always two of such
parameters have a value of zero.
1.2.2.1.4 Mainboard The idle power consumption of the mainboard is the sum
of the power consumptions of its constituent components:
PMainboard =
l∑
i=1
PCPU + PRAM +
m∑
j=1
PNIC +
n∑
k=1
PHDD + c, (1.14)
where PCPU , PRAM , and PHDD are given respectively by Equations (??), (??), and
(??), whereas c is a constant related to the mainboard’s own power draw. Thus, the
value of c can be configured through powerIdle attribute of the Mainboard class
either from the manufacturer’s data sheet or by means of observations. Finally, PNIC
denotes the idle power consumption of the network interface cards whose value can
be found in the manufacturer’s specifications.
1.2.2.2 Dynamic Power Consumption Unlike the idle power of servers, the dy-
namic one fluctuates significantly based on the running applications (e.g. jobs) and
their workloads. As for the idle power, there have been several efforts to reduce the
dynamic power consumption of servers by means of energy-saving mechanisms (e.g.
DVFS) in combination with the hardware.
1.2.2.2.1 Processor Based on CMOS circuits [?] power draw, the dynamic power
consumption of a core i is given by the following utilization-based model:
P ′i = V
2
i ∗ fi ∗ Ceff ∗
Li
100
, (1.15)
where P ′i denotes the dynamic power (Watt) of a core i having a utilization Li, Vi
and fi indicate respectively the voltage and frequency of the corresponding core i,
whereas Ceff presents the effective capacitance.
3Values of y can be found in Section ??.
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Given a processor of n cores with no specific energy-saving mechanisms enabled,
its dynamic power consumption is given by:
P ′CPU =
n∑
i=1
P ′i , (1.16)
In [?], the authors showed that the power consumption of a multi-core processor
is not the pure sum of that of its constituent cores as illustrated in Equation (??).
Consequently, they decomposed a multi-core processor into three component levels:
(1) chip, (2) die and (3) core level, and modeled the power consumption of each of
the corresponding component. Furthermore, they showed that Equation (??) always
overestimates the power consumption and proposed a model that takes into account
both resource sharing and energy-saving mechanisms. Readers interested in the de-
tailed modeling can refer to [?].
1.2.2.2.2 Memory Concerning the dynamic power consumption due to memory
access, there is always only one active operating rank per channel regardless of the
number of memory modules or module ranks in the system. As a matter of fact, such
a power is always constant during access and independent of the operation type (e.g.
read or write) and size:
P ′RAM = γ ∗ β, (1.17)
where β = 7 W, 17 W, and 10 W for DDR2 unbuffered, DDR2 fully buffered and
DDR3 unbuffered memory modules respectively, whereas γ ∈ [0, 1] denotes the
probability that a memory access is performed. Such a parameter is useful for sys-
tems when the application profile of accessing the memory module is not known in
advance. The following technique can be adopted to set values for γ:
1. If the processor is in idle state performing no activity, then it can be equally
assumed that the memory modules are also in idle state: i.e. γ = 0.
2. If the processor is carrying out some computational activities (utilization of
more than 1%), then a probabilistic approach can be adopted in modeling γ,
such that the more total memory is in use, the higher the probability that a
memory access is performed:
γ =
memoryUsage∑n
i=1 si
,
such that si and n are defined in Equation (??), whereas memoryUsage is intro-
duced in Section ??.
1.2.2.2.3 Hard Disk It was shown in [?] that the power to perform read or write
operations on hard disk drive is in average 1.4 times more than the idle state power
consumption, whereas the startup power consumes in average 3.7 times more than
the one for idle state:
P ′HDD = x ∗ 1.4 ∗ Pidle + z ∗ 3.7 ∗ Pidle, (1.18)
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where x, z ∈ [0, 1] denote respectively the probability that the disk is in accessing
and startup modes respectively such that x + y + z = 1, whereas Pidle and y are
introduced in Section ??. The following technique can be adopted in order to set
values for x, y and z:
1. If the average operation size (MB/s) of reads and writes per second is zero (i.e.
readRate or writeRate=0 ), then it can be assumed that the disk is in idle mode
(x = z = 0 and y = 1).
2. If the average number of read/write operations per second is not zero, we adopt
a probabilistic approach in modeling the mode changes such that:
If readRate or writeRate > 0, then
x = readRate+writeRate
maxReadRate+maxWriteRate
,
If writeRate = 0, then x = readRate
maxReadRate
,
If readRate = 0, then x = writeRate
maxWriteRate
,
whereas y = 0.9 ∗ (1− x) and z = 0.1 ∗ (1− x).
1.2.2.2.4 Mainboard As for the idle part, the dynamic power consumption of the
mainboard is given by:
P ′Mainboard =
l∑
i=1
P ′CPU + P
′
RAM +
m∑
j=1
P ′NIC +
n∑
k=1
P ′HDD, (1.19)
where P ′CPU , P
′
RAM , and P
′
HDD are given respectively by Equations (??), (??),
and (??), whereas P ′NIC denotes the dynamic power consumption of the network
interface card whose value is at most 5% of the idle power consumption.
1.2.2.3 Total Power Consumption
1.2.2.3.1 Fan Based on [?], the power consumption of a fan is expressed as:
P = dp ∗ q, (1.20)
where P represents the power consumption (Watt), dp indicates the total pressure
increase in the fan (Pa or N/m2), and q denotes the air volume flow delivered by the
fan (m3/s). Consequently, Equation (??) can be rewritten as:
P =
F
A
∗
V
t
, (1.21)
where F,A, V and t denote respectively the force (N), area (m2), volume (m3) and
time (seconds). Since the ratio volume V to area A presents the depth d (m), then
Equation (??) can be expressed as:
P =
F ∗ d
t
. (1.22)
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It was shown in [?] that F is proportional to the square of the revolutions per minute
(RPM):
F = cfan ∗RPM
2. (1.23)
Hence, the power consumption of a fan having a depth d and an actual instantaneous
revolution per minute RPM is given by:
PFan =
cfan ∗RPM
2 ∗ d
3600
, (1.24)
such that cfan is a constant for a given fan that can be computed as:
cfan =
3600 ∗ Pmax
RPM2max ∗ d
, (1.25)
where Pmax and RPMmax denote respectively the maximum power consumption
and rotations per minute of a fan whose values can be extracted, in addition to the
depth d, from the manufacturer’s data sheet.
1.2.2.3.2 Power Supply Unit The parameter that plays the major role in the
power consumption of a PSU is its efficiency. To this end, the PSU manufacturers
provide the efficiency range with respect to a given load. The power consumption of
a PSU having an efficiency of e (in percentage) is:
PPSU = (100− e)
PMainboard + P
′
Mainboard + PFan
n ∗ e
, (1.26)
such that PMainboard, P
′
Mainboard and PFan are introduced in Equations (??), (??)
and (??) respectively, whereas n denotes the number of PSUs and e their efficiency
(assuming that it’s identical for all the installed PSUs).
1.2.2.3.3 Total Power Given a server composed of a mainboard, fans and power
supply units as depicted in Figure ??, then:
1. For Blade type servers, the power consumption is:
PBlade = PMainboard + P
′
Mainboard. (1.27)
2. For Tower or Rackable type servers, the power consumption is given by:
PTower Rackable = PMainboard+P
′
Mainboard+
l∑
i=1
PFan+
m∑
j=1
PPSU , (1.28)
such that PMainboard, P
′
Mainboard, PFan and PPSU are respectively given by Equa-
tions (??), (??), (??), and (??).
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Figure 1.2 Mean power consumption of Nas Parallel Benchmark on Sun Fire X2200 M2
with AMD Opteron 2218 processors.
1.3 Classification and energy profiles of HPC applications
In the HPC world, the details of applications are often discarded. Most application
are considered to be identical and to use 100% of the servers resources. Actually, it
is far from being the case.
For instance in Figure ??, all the benchmarks run with 100% load. However their
power profiles are different. This suggest that having the load and memory access
profiles is insufficient for an effective evaluation of the power consumed by an ap-
plication. For example, IS and FT have the same average resource utilisation for the
CPU and the memory, but there is a difference of 16W in their power consumption
on the same hardware. The two just mentioned applications (IS and FT) from Nas
Parallel Benchmark (NPB) suite have different patterns of access to the memory and
the network subsystems. We believe the difference in their total energy consumption
can be attributed to the fact that they have different memory and network profiles.
Depending on the behaviour of the application, several policies are often possi-
ble. Nevertheless, similar applications can be treated in the same way. The similarity
criterion is often relative and may not always be the same. For example, applications
can be said to be similar if they have the same resource utilization pattern (i.e., the
same behaviour in terms of resource utilization). Knowing that many scientific ap-
plications often exhibit different behaviours (also known as phases) throughout their
life cycle, in the following, a phase can be either an application (if it only has a single
behaviour) or a specific phase of an application.
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As just mentioned, comparing two applications or telling whether they are similar
or not can be very difficult. Several authors propose to analyse applications off-line.
In [?] authors introduce metrics to characterize parallel applications. Motivated by
the need of choosing the appropriate platform for a given application, authors rely
upon static code analysis to classify applications. This approach offers the benefit
of not being platform dependent; however, does not allow on-line applications/phase
classification or phase detection. A similarity-based taxonomy approach is proposed
in [?], but authors do not emphasise on how applications are differentiated. Ap-
proaches described in [?] and [?] show that parallel applications can be classified in
a limited number of classes.
In [?], authors manually analyse the communication patterns of 27 applications
from different HPC benchmarks based onMPI communication library. Their purpose
was to study the possible deterministic communication patterns in order to exploit
them in fault tolerance algorithms. Code analysis is time consuming and does not
allow for runtime analysis. However it proves the potential and the value of commu-
nication pattern discovery. The authors of [?] proposes a tool for assessing the code
quality of HPC applications which turns to static pattern analysis while for instance
[?] proposes MAQAO to tune performance of OpenMP codes.
In [?], authors present the Integrated Performance Monitor (IPM). This tool al-
lows for MPI application profiling and workload characterization. It allows for post-
mortem analysis of the application behaviour to understand the computation and
communication phases. Vampir [?], Tau [?], Sun Studio [?] are other examples of
such performance analysis tools. In [?] authors use Periscope to automatically detect
memory access patterns, after the program ends. Similarly, Scalasca [?] searches for
particular characteristic event sequences in event traces automatically. From low-
level event traces, it classifies the behaviour and quantifies the significance of the
events by searching for patterns of inefficient behaviours. It relies on a number of
layers to create an instrumented code, to collect and measure via measurement li-
braries linked with the application, to trace the running application to finally analyze
a report produced after the run. Authors of [?] use an I/O stress test benchmark,
namely IOR, to reproduce and predict I/O access patterns. Analysis of the results
shows that a simple testbed can be used for the characterization of more complex
applications, but a manual tuning of the benchmark parameters has to be operated,
which leads to impractical usage. In [?] authors examined and compared two in-
put/output access pattern classification methods based on learning algorithms. The
first approach used a feed-forward neural network previously trained on benchmarks
to generate qualitative classifications. The second approach used Markov models
trained from previous executions to create a probabilistic model of input/output ac-
cesses.
Works done in [?], [?] use on-line techniques to detect applications execution
phases, characterize them and accordingly set the appropriate CPU frequency. They
rely on hardware monitoring counters to compute runtime statistics such as cache
hit/miss ratio memory access counts, retired instructions counts, etc. which are then
used for phase detection and characterization. Policies developed in [?], [?] tend to
be designed for single task environment. As the infrastructure in HPC systems tends
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to be a shared environment, usually the monitoring infrastructure must gather infor-
mation at different levels: process/application/virtual machine level, and not only at
the host level. On-line recognition of communication phases in MPI application was
investigated by Lim et al. in [?]. Once a communication phase is recognized, authors
apply the CPU DVFS to save energy. They intercept and record the sequence of MPI
calls during the execution of the program and consider a segment of program code to
be reducible if there are high concentrated MPI calls or if an MPI call is long enough.
The CPU is then set to run at the appropriate frequency when the reducible region is
recognized again.
1.3.1 Phase detection
A classical methodology relies on the concept of execution vector (EV) which is
similar to power vectors (PV) in [?]. An execution vector is a column vector whose
entries are system’s metrics including hardware performance counters, network byte
sent/received and disk read/write counts. For convenience, those metrics will be
referred to as sensors. Each sensor related to hardware performance represents the
access rate to a specific hardware register over a given time interval, whereas sensors
related to the network and the disk monitor network and disk activities respectively.
There are several type of sensors related to hardware performance counters, these
include: number of instructions, last level cache accesses and misses, branch misses
and predictions, etc. The sampling rate corresponding to the time interval after which
each sensor is read depends on the granularity. While a larger sampling rate may hide
information regarding the system’s behaviour, a smaller sampling rate may incur a
non negligible overhead. A sampling rate of one second is often a good trade off.
Execution vectors are also timestamped with the time at which it was sampled.
By definition, the manhattan distance between two points in an n-dimensional
space is the distance between them if a grid-like path is followed. It offers the advan-
tage that it does not depend on the translation of the coordinate system with respect
to a coordinate axis, i.e., it weights more heavily differences in each dimension. In
order to detect system’s phase changes at runtime, the manhattan distance between
consecutive execution vectors is used as the resemblance or similarity criterion. This
similarity is used to cluster EVs along the execution time-line as follow: two con-
secutive EVs along the execution time-line belong to the same group or are similar if
the manhattan distance between them is bellow fixed similarity threshold. The simi-
larity threshold can be a fixed or varied percentage of the maximum known distance
between all consecutive execution vectors.
For example, given a fixed similarity threshold of 10%, two consecutive EVs
belong to the same group if the manhattan distance between them is less than 10%
of the similarity threshold.
Knowing that the behaviour of the system is relatively stable during a phase (a
phase is a time period during which the behaviour of the system is stable) and assum-
ing that this stability is translated into execution vectors sampled during that phase,
a phase is defined as any behaviour delimited by two successive manhattan distances
exceeding the similarity threshold. Therefore, considering Figure ?? (where the x-
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Figure 1.3 Phase identification using the similarity between consecutive execution vector
as phase identification metric. This is a zoomed-in view of the traces collected on one node
when the system was running Molecular Dynamics Simulation[?]; “distance" represents the
variation of the distance between consecutive execution vectors.
axis represents the execution time-line) along with a similarity threshold of 50% and
assuming that the maximum manhattan distance between two consecutive execution
vectors along the execution time-line is 0.2; seven phases separated by six micro-
phases or transition phases (0.1 is 50% of 0.2; referring to the definition of a phase,
phases are delimited by distances greater than 0.1) can be detected. These phases
correspond to variations reported in the access rate of plotted performance counters.
1.3.2 Phase identification
The need to reuse system reconfiguration information for reoccurring phase being
essential for many cases (for example to avoid the characterisation overhead). It
is therefore not surprising that several methods for phase identification have been
developed. The cost associated with phase identification may depend on the method-
ology employed. Since data collected during a phase are often for large for efficient
representation and comparison on the hardware, phases are often represented with
only a few items of information. The representation of a phase is usually tight to the
phase detection mechanism. Herein, a phase is represented with a special EV known
as the representative vector of that phase. It is actually the arithmetic average of all
EVs collected during that phase.
A phase being represented with a single vector, identifying two phase with each
other boils down to comparing their representative vectors. However, the cost as-
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sociated with this increases with the number of archived phases, which can lead to
performance degradation during runtime.
For phase identification to guide reuse of system reconfiguration information, one
can associated each phase with a label which implicitly indicates the subsystem (in-
cluding the processor, the memory, storage and network) that was mainly used during
the phase (For example, a compute intensive phases are likely to stress the proces-
sor more that the storage subsystem, in which case the phase can be labelled as
compute intensive). In an energy efficient context, this can help determine with sub-
system can be switched off to save energy. Referring to HPC workloads, five labels
can be defined: compute intensive, memory intensive, mixed, network intensive and
I/O intensive. They are self explanatory with the exception of “mixed”. In a few
words, workloads/phases labelled as mixed are both memory and compute intensive,
which means that they alternate between memory intensive and compute intensive
behaviours; however, the granularity at which this occurs is low to the point that they
cannot be considered as phases.
Another approach consists of using a decision tree like in [?]. In this work, Au-
thors uses a decision tree (Figure ??. It is a tree-shaped diagram that determines a
course of action. Each branch of the decision tree represents a possible phase class.
The tree structure shows how one choice leads to the next. The decision tree can be
produced by multiple algorithms that identify various ways of splitting a data set into
classes. Their representation of acquired knowledge in a tree form is intuitive and
easy to understand by humans. What is more, the learning and classification steps of
decision tree induction are simple and fast.
These classifications produce classes of applications that share the same resource
consumption profiles. Using those classification and models it is possible to estimate
the power profile of an application. Taking into account time in addition to power
enables evaluating energy consumed by an application. Having an application that
consume power at a steady state has a different impact compared to an application
that consume power in a random way, even if the two applications have the same
total energy and the same length. Their different way to consume energy lead to
different starting time of fans, and to different final temperature of elements.
Once complete status is available, at the same time from the hardware and from
the application or phase point of view, green leverages can be applied.
1.4 Policies and leverages
There is a large body of work addressing the issue of power consumption in high
performance computing (HPC) systems. These work can be roughly divided into
off-line and on-line approaches. Off-line approaches necessitating human interven-
tion involve several steps including: source code instrumentation for performance
profiling; execution with profiling; determination of the appropriate CPU-frequency
for each phase; and source code instrumentation for inserting dynamic voltage and
frequency scaling (DVFS) instructions.
Off-line methods usually use a two level approach:
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Figure 1.4 Figure 6 Classification Tree for AMD Opteron 275
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Profiled test-runs and/or source code instrumentation;
Source code modification to add leverages.
For off-line approaches, Freeh et al. [?] exploit PMPI to time MPI calls to insert
DVFS scheduling calls based on duration while Cameron et la. [?] profile MPI
communications to create scenarii that will be followed when running application
at full scale. Kimura et al. [?] instrumented program source code to insert DVFS
directives according to the program’s behaviour in order to reduce the program’s
energy consumption without significant performance degradation.
On-line approaches use the methods described in the previous section to detect
program execution phases to apply DVFS accordingly. In [?, ?] characterize phases
and set the appropriate CPU frequency accordingly. Policies developed in [?, ?] tend
to be designed for single task environments. It can be considered as a limitation
as HPC systems tends to allocate parts of the computing infrastructure to different
applications.
Once a communication phase is recognized, one possibility is to apply CPUDVFS
to save energy. In [?], authors intercept and record the sequence of MPI calls during
program execution and consider a segment of program code to be reducible if there
are high concentrated MPI calls or if an MPI call is long enough. The CPU is then
set to run at the appropriate frequency when the reducible region is recognized again.
Power saving schemes presented above are effective in the sense that they permit
to reduce application’s energy consumption without significant performance degra-
dation; however, those techniques are not scalable. In addition, they can hardly be
used by non expert, since they require deep understanding of the applications.
More recently [?, ?] showed that the energy consumption (the energy used when
operating) of HPC systems can be significantly reduced through system reconfigu-
ration mechanisms such as using DVFS to scale the processor’s frequency down/up
according to the workload. Those work can be seen as instances of the generic
methodology presented in this chapter. Phase identification is the ability to identify
recurring phases, or more generally to identify phases with each other. It is a desir-
able property for phase detection techniques, since it can be used in tuning algorithms
to reuse previously found optimal configurations for recurring phases.
Phase identification is often used in conjunction with phase prediction. The earlier
a phase is detected, the more the reconfiguration will save energy.
Table ?? summarizes possible reconfiguration decisions that can be taken given
a specific workload/phase label. Decisions are selected so as to guarantee that they
do not result in significant performance degradation; they lie on the fact that some
specific workloads might not need certain resources. Note that some elements in the
table are counter-intuitive: switching on memory banks when running I/O intensive
workloads is indeed efficient. An increase in RAM size reduces the dependency on
disk which in turn improves the overall performance. If the system has several disks,
some can be switched off instead of sending them to sleep, the reverse operation is
performed if necessary when running I/O intensive workloads. Also notice that the
disk (respectively the NIC) automatically changes to active when it is accessed.
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Table 1.1 Phase labels and associated energy reduction schemes.
Phase label Possible reconfiguration decisions
compute intensive switch off memory banks; send disks to sleep;
scale the processor up; put NICs into LPI mode
memory intensive scale the processor down; decrease disks
or send them to sleep; switch on memory banks
mixed switch on memory banks; scale the processor up
send disks to sleep; put NICs into LPI mode
communication switch off memory banks; scale the processor down
intensive switch on disks
I/O intensive switch on memory banks; scale the processor down;
increase disks, increase disks (if needed)
1.5 Conclusion
HPC systems require energy during their full lifecycle from production, design, to
transport, usage and recycling/dismantling. This chapter focuses on the usage as-
pect of HPC and how adapted and optimized software solutions can improve en-
ergy efficiency. Measuring and understanding energy consumption and energy effi-
ciency improvements are challenging tasks that can generate some misunderstand-
ings [?]. This chapter proposes some solutions for modeling the power consumption
of servers. This allows to design power prediction models needed in order to take
decisions. Meanwhile due to the complexity of applications and their non constant
usage of resource, runtime support based for phase detections and phase identifica-
tion are presented. These approaches allow the deployment and usage of a set of
available green leverages which permit energy reduction.
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